ABSTRACT Layered 2-D crystals embrace unique features of atomically thin bodies, dangling bond free interfaces, and step-like 2-D density of states. To exploit these features for the design of a steep slope transistor, we propose a Two-dimensional heterojunction interlayer tunneling field effect transistor (Thin-TFET), where a steep subthreshold swing (SS) of ∼14 mV/dec and a high on-current of ∼300 μA/μm are estimated theoretically. The SS is ultimately limited by the density of states broadening at the band edges and the on-current density is estimated based on the interlayer charge transfer time measured in recent experimental studies. To minimize supply voltage V DD while simultaneously maximizing on currents, Thin-TFETs are best realized in heterostructures with near broken gap energy band alignment. Using the WSe 2 /SnSe 2 stacked-monolayer heterostructure, a model material system with desired properties for Thin-TFETs, the performance of both n-type and p-type Thin-TFETs is theoretically evaluated. Nonideal effects such as a nonuniform van der Waals gap thickness between the two 2-D semiconductors and finite total access resistance are also studied. Finally, we present a benchmark study for digital applications, showing the Thin-TFETs may outperform CMOS and III-V TFETs in term of both switching speed and energy consumption at low-supply voltages.
I. INTRODUCTION
Tunnel Field Effect Transistors (FETs) are perceived as promising electronic switches that may enable scaling the supply voltage V DD down to 0.5 V or lower by reducing the subthreshold swing (SS) below 60 mV/dec at room temperature.
To date, numerous Tunnel FETs have been demonstrated, among which heterostructures with near broken gap band alignment are favored in order to achieve sub-60 mV/dec SS and high on currents simultaneously [1] . Tunnel FETs also require a very strong gate control over the channel region to obtain sub-60 mV/dec SS values; this in turn demands ultra-thin body or nanowire structures, where size induced quantization enlarges the bandgap and impedes the realization of near broken gap alignment [2] - [4] . Layered 2D crystals, such as monolayers of transition metal dichalcogenides (TMD) MX 2 (e.g., M = Mo, W; X = S, Se, Te) and other metal chalcogenides MX x (e.g., M = Ga, Sn; X = O, S, Se) offer a native thickness of about 0.6 nm with a variety of bandgaps and band-alignments [4] , [5] . Furthermore, 2D crystals possess a sharp turn on of density of states at the band edges and have no surface dangling bonds thus potentially enabling a low interfacial density of state, which are highly desired for achieving a sharp SS [6] . Recent experimental results show that the band alignment in stackedmonolayer 2D crystal heterostructures can be tuned by an external electric field perpendicular to the heterojunction plane [7] and the charge transfer in stacked-monolayer 2D crystal heterojunctions is reasonably fast [8] . In such a context, we propose the Two-dimensional Heterojunction Interlayer Tunneling FET (Thin-TFET) based on a vertical arrangement of 2D layered materials. In particular, we discuss both n-type and p-type Thin-TFETs employing a promising material system of 2H-WSe 2 and 1T-SnSe 2 . Our simulations suggest that very competitive SS values and a high on-current can be achieved in the Thin-TFETs. Along with the low intrinsic gate-to-drain and gate-to-source capacitances in comparison to CMOS and p-i-n III-V TFETs benchmarked in Section III-D, the Thin-TFETs enable fast switching and low energy consumption. The effect of a non-uniform van der Waals gap thickness and the external source and drain total access resistance are also discussed. At the end of the paper, we will also share some insights on the experimental realization of Thin-TFETs derived from the ongoing investigations in our laboratory. 
II. DEVICE STRUCTURE AND MODELING APPROACH
The Thin-TFET device structure is shown in Fig. 1 , where the bottom and top 2D semiconductors act as the source and the drain respectively. A van der Waals gap separates the top and bottom 2D semiconductors and the thickness of the van der Waals gap is defined as the distance from the center of the chalcogenide atom in the top 2D layer to the center of the nearest chalcogenide atom in the bottom 2D layer (see Fig. 1 ). The device working principle can be explained as follows: take the p-type Thin-TFET as the example, when the conduction band edge of the bottom 2D semiconductor E CB is higher than the valence band edge of the top 2D semiconductor E VT (see Fig. 2 ), tunneling from the bottom layer is inhibited and the device is nominally off. When a negative top gate voltage pulls E VT above E CB (see Fig. 3(a) ), a tunneling window is opened thus current can flow.
To calculate the band alignment between E CB and E VT along the direction perpendicular to the 2D semiconductors we first use Gauss's law and write [9] 
where e is the magnitude of an electron charge, C Fig. 2 ).
Using the effective mass approximation and assuming that the majority carriers of the two 2D semiconductors are at thermodynamic equilibrium with their Fermi levels [10] , the carrier densities can be written as
where g v is the valley degeneracy and m * c (m * v ) is the conduction (valence) band effective mass, and the rest of the parameters assume their common meanings.
By inserting Eqs. 2 and 3 in Eq. 1 we obtain two equations determining φ n,T , φ p,B and thus the band alignment.
We calculate the tunneling current by using the transferHamiltonian method [11] , which was also recently revisited for resonant tunneling graphene transistors [12] , [13] . We here summarize the basic equations; a more thorough discussion can be found in our earlier work [9] . The tunneling current density, J T , is expressed as [9] :
where κ is the decay constant of the wave-function in the van der Waals gap [12] , [13] , T vdW is the thickness of the van der Waals gap, k T(B) , E T(B) and f T(B) are the wavevector, the energy and Fermi occupation function in the top (bottom) 2D semiconductor and M B0 is the tunneling matrix element [9] , which is a property of the material system and is further discussed in Section III. Equation 4 assumes that in the tunneling process electrons interact with a random scattering potential, whose spectrum is taken as
, where q=|k T −k B | and L C is the correlation length. The scattering relaxes the momentum conservation, i.e., allowing tunneling for k B =k T . A similar S F (q) has been used to analyze the resonance linewidth in graphene tunneling transistors [13] . The S F (q) may be representative of different scattering mechanisms that are discussed in [9] and [13] . The energy broadening in the 2D semiconductors is described by
where σ is the energy broadening parameter [9] . Finally, after discussing the intrinsic device performance, the contact resistance is included in our model by selfconsistently calculating the tunnel current density and the voltage drop on the total access resistance. The effect of the lateral resistance in the intrinsic Thin-TFET has been discussed in our prior work [14] . The key finding is that: when the tunnel current is sufficiently low (∼1 μA/μm in the subthreshold region), the tunnel junction resistance associated with the vertical current flow is much higher than the lateral resistance of the 2D semiconductor source and drain layers; as a result, the current distribution across the junction is rather uniform laterally in the sub-threshold region. 
III. SIMULATION RESULTS AND DISCUSSIONS

A. MATERIAL SYSTEM AND N-TYPE & P-TYPE THIN-TFETS
Out of various 2D semiconductors studied by density function theory calculations [5] and experimental efforts, we chose the trigonal prismatic coordination monolayer (2H) WSe 2 and the octahedral coordination (CdI 2 crystal structure) monolayer (1T) SnSe 2 (see Fig. 2 ). WSe 2 /SnSe 2 stacked-monolayer heterojunction can potentially form a near broken band alignment, which reduces the voltage drop in the van der Waals gap in the on-state condition [1] . Since there is no experimental band alignment reported for monolayer WSe 2 and SnSe 2 , the band alignment of the WSe 2 /SnSe 2 system used in this work are based on the existing experimental results of multilayer WSe 2 and SnSe 2 [15] - [17] , while their approximated effective masses are based on the DFT results of monolayer WSe 2 and SnSe 2 [5] (see Fig. 2 ). Following the complex band method [18] , we assume the effective barrier height E B of the van der Waals gap is 1 eV and the electron mass in the van der Waals gap is the free electron mass m 0 , thus the decay constant is κ = √ 2m 0 E B / = 5.12 nm −1 . In our model, we set the scattering correlation length L C in S F (q) to L C =10 nm, which is also consistent with the value employed in [13] ; the energy broadening σ is set to be 10 meV. M B0 in Eq. 4 is directly related to the interlayer charge transfer time τ across the van der Waals gap, which can be written as [19] Throughout this work, the gate length is set to be 15 nm, the back gate and source are grounded. An effective oxide thickness (EOT) of 1 nm is used for both the top and back oxide, which gives a top (back) oxide capacitance C TG (C BG ) of 0.518 fF/μm. The thickness of the van der Waals gap is set to 3.5 Å, unless specified otherwise. We assume the relative dielectric constant of the van der Waals gap is 1.0, therefore the van der Waals gap capacitance C vdW is 0.38 fF/μm. The external total access resistances are considered after the intrinsic device performance is discussed first (Figs. 3 and 4) .
The example material systems for n-type and p-type ThinTFETs based on the stacked-monolayer WSe 2 and SnSe 2 are shown in Fig. 2 . The metal work functions are tuned to obtain a symmetric threshold voltage for the n-type and the p-type Thin-TFET. Fig. 3(a) shows the band alignment versus V TG . V TG can effectively control the vertical band alignment in the device by controlling primarily the band edge of the top (i.e., drain) layer while having a weak effect on the band edge of the bottom (i.e., source) layer, so that a tunneling window is modulated. Fig. 3(b) shows I D versus V TG transfer curves with very compelling average SS of ∼14 mV/dec averaged from 10 −3 μA/μm to 10 μA/μm. The I D versus V DS family curves are shown in Fig. 3(c) . I D saturates for V DS when V DS >∼0.2 V. The superlinear onset is also observed and the so called V DS threshold voltage increases at lower V TG [20] . A peak transconductances of ∼4 mS/μm is observed around V TG =0.12 V (Fig. 3(d) ), which are much larger than ∼0.8 mS/μm reported peak transconductances of 10 nm Fin-FET [21] . In Fig. 3(e) , the top gate changes the carrier concentrations of the top 2D semiconductor much faster than of the bottom 2D semiconductor under different V DS . The ability to efficiently change a hole (electron) concentration in the top 2D semiconductor while keeping a high electron (hole) concentration in the bottom 2D semiconductor is vital to achieve good electrostatics control of these Thin-TFETs. The quantum capacitance associated with the top and bottom semiconductor layers can be expressed as Eq. 6:
The quantum capacitances are plotted in Fig. 3(f) under various bias conditions. 
B. EFFECTS OF NONUNIFORM VAN DER WAALS GAP THICKNESS AND ACCESS RESISTANCE
Due to the nature of van der Waals bonds, the van der Waals gap thickness is subject to intercalation of atoms/ions, interlayer rotational misalignment between 2D layers etc. For instance, in bilayer mechanically stacked Molybdenum Disulfide (MoS 2 ) with an interlayer twist, a maximum variation of 0.59 Å [22] was experimentally verified in the van der Waals gap thickness [22] . Surface roughening due to ripples in 2D crystals or roughness of the underlying substrates can also introduce van der Waals gap variations [23] . Meanwhile, tunneling probability is very sensitive to the tunneling distance, namely the van der Waals gap thickness in a Thin-TFET, which makes it important to investigate effects of a non-uniform van der Waals thickness. First, the Thin-TFET I-V curves are calculated by varying the van der Waals gap thickness T vdW from 3.0 Å to 6.0 Å and a step of 0.5 Å (which is roughly half of the Se covalent radius [24] ). The results are shown in Fig. 4(a) for a p-type Thin-TFET: the on current density decreases and the threshold voltage moves towards 0 when increasing the T vdW . We note that, as long as the T vdW is uniform, the SS remains as steep as ∼14 mV/dec. However, for a non-uniform T vdW , SS will degrade. To estimate its impact, an evenly distributed T vdW over several ranges is used in the calculated differential SS shown in Fig. 4 A finite total access resistance has a critical impact on ultrascaled transistors. To date, how to minimize the total access resistance in 2D crystal based device still remains an open question. In Fig. 5 , we show its effects on Thin-TFET by assuming several values for the total access resistance R C . At a sufficiently high |V DS | of 0.4 V, maximum I D is almost the same for a R C of up to 320 μm; a higher R C decreases maximum I D appreciably. Understandably, a lower R C is necessary for a lower V DD . In an ideal 2D conductor, the quantum limit of the total access resistance is inversely proportional to the square root of the carrier concentration; e.g., ∼52 μm for a carrier concentration of 10 13 cm −2 [25] . Thus the access region of 2D semiconductors can be degenerately doped to minimize R C .
C. CAPACITANCE EVALUATION
The gate-to-drain and gate-to-source capacitances (i.e., C GD , C GS ) can be readily calculated from the capacitance network shown in Fig. 6 .
The quantum capacitances C Q,T(B) of the top (bottom) 2D semiconductor are defined in Eq. 6 and indicated as the red non-linear capacitances in Fig. 6 . First we define C S as:
Then, C GD and C GS can be written as Eqs. 8:
Due to the symmetry in these p-type and n-type ThinTFETs as well as the similar hole and electron effective mass in these 2D crystals, we expect similar C-V characteristics for the p-type and n-type Thin-TFETs. In Fig. 7 we plot the calculated C-V curves for the p-type Thin-TFETs shown in Fig. 2 . In the linear region of the I D -V DS family of curves, C GD is significant, where the drain is coupled with the top gate to modulate the tunnel current. From the linear region to the saturation region, C GD drops to be near zero while C GS increases to its maximum. What is worthy noting is that the magnitude of a Thin-TFET capacitance is smaller than CMOS and III-V TFET benchmarked in Section III-D for a given gate oxide EOT thus capacitances, which stem from the serially connected capacitance components as shown in Fig. 6 . The capacitance model is useful for implementing the Thin-TFET into circuit simulations. 
D. BENCHMARKING
The Semiconductor Research Corporation (SRC) Nanoelectronic Research Initiative (NRI) has supported research on beyond CMOS devices as reported by Bernstein et al. [26] As part of the initiative, the projected performance of the beyond-CMOS devices and the CMOS of the same technology node was compared, i.e., benchmarked. The benchmarking activity has continued by Nikonov and Young [27] , [28] . Thin-TFET being proposed by us primarily under the support of SRC STARnet, we participated in the recent benchmarking using the Nikonov and Young (N&Y) methodology. The N&Y methodology uses basic device performance parameters such as operating voltage (V DD = |V DS |), saturation current (I Dsat ), and average gate capacitance (C G,avg ), Table 1 , while neglecting the contact capacitance. The intrinsic switching delay t int and the intrinsic switching energy E int are calculated by [28] :
In Fig. 8 , we plot the projected values of t int and E int of the devices listed in Table 1 . As far as the intrinsic switching energy-delay product is concerned, the Thin-TFET shows distinct energy consumption and performance advantages. For instance, Thin-TFET operation at a V DD as low as 0.2 V is fast because its current is still significantly high. The most distinguishing feature of a Thin-TFET is its low intrinsic capacitance in comparison to the other devices. This advantage will be less significant when device parasitics become dominant in completed circuits.
It is observed that the Thin-TFET intrinsic switching energy-delay product moves toward the desired corner when decreasing V DD from 0.4 V to 0.2 V. This is an unusual but favorable behavior for ultrascaled switches. In the case of 15 nm CMOS, I D is roughly proportional to V DD . While in the ON state of Thin-TFET, I D has much weaker dependence on V TG (see Fig. 5(a) ) than CMOS, thus V DD to I D ratio actually decreases when scaling down V DD from 0.4 V to 0.2 V. Therefore, given that C G,avg stays roughly the same (increasing slightly with decreasing V DD ), the intrinsic switching time t int slightly decreases when decreasing V DD .
E. EXPERIMENTAL INSIGHTS
Since our proposal of Thin-TFET in 2012 [29] that is derived from our III-V TFET design [1] , several key challenges have been identified along our pursuit in experimental demonstration of Thin-TFETs [30] . The foremost is the scarcity of electronic-grade layered materials and knowledge of their properties, in particular, the semiconductor heterojunctions with near broken gap alignment. The reasonably well-characterized material properties in the literature are largely based on bulk layered materials. An exponentially growing number of publications in the recent years on monolayer and few-layer materials are mainly theoretical calculations or based on exfoliation of naturally occurring crystals or synthesized by chemical vapor transport, which typically contains a few atomic percent of defects (impurities, vacancies etc). Both chemical vapor deposition and molecular beam epitaxy [31] are actively pursued by the community to grow electronic grade layered materials.
Besides lack of high quality layered materials and heterojunctions, the fabrication development of Thin-TFET is also challenging. It inherits all the fundamental fabrication challenges of a TFET including doping profile, alignment especially gate registry, gate dielectrics, ohmic contacts. Atomic layer deposition has been improved over years to achieve good quality gate dielectrics on 2D crystals [32] . Using 2D dielectrics such as hexagonal boron nitride as the gate dielectrics has also been pursued [33] . Third, low resistance ohmic contacts to 2D crystal are vital to device performance. Various techniques such as external chemical doping [34] , internal chemical doping [35] , electrostatic doping such as ion doping [36] and phase-engineering from the semiconductor phase to the metallic phase of a 2D crystal [37] , have been implemented to reduce the contact resistances. Furthermore, Thin-TFETs demand true precision layer number control since the properties of nearly all layered materials critically depend on the layer number when the layer number is in the range of 1-3 nm.
IV. CONCLUSION
A new tunnel transistor, Thin-TFET, has been proposed and a model material system identified. Simulations based on the transfer Hamiltonian method suggest that Thin-TFETs can achieve desired sub-threshold swing (SS) and high oncurrent. A uniform van der Waals gap thickness and low total access resistance are vital to optimize the Thin-TFET performance. The benchmark study shows Thin-TFETs may have distinct advantages over CMOS and III-V TFETs in term of both performance and energy consumption at low supply voltages. 
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